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ABSTRACT
Modern computing systems suffer from the dichotomy between
computation on one side, which is performed only in the proces-
sor (and accelerators), and data storage/movement on the other,
which all other parts of the system are dedicated to. Due to this
dichotomy, data moves a lot in order for the system to perform
computation on it. Unfortunately, data movement is extremely ex-
pensive in terms of energy and latency, much more so than com-
putation. As a result, a large fraction of system energy is spent and
performance is lost solely on moving data in a modern computing
system.
In this work, we re-examine the idea of reducing data move-
ment by performing Processing in Memory (PIM). PIM places com-
putation mechanisms in or near where the data is stored (i.e., in-
side the memory chips, in the logic layer of 3D-stacked logic and
DRAM, or in the memory controllers), so that data movement be-
tween the computation units andmemory is reduced or eliminated.
While the idea of PIM is not new, we examine two new approaches
to enabling PIM: 1) exploiting analog properties of DRAM to per-
form massively-parallel operations in memory, and 2) exploiting
3D-stacked memory technology design to provide high bandwidth
to in-memory logic. We conclude by discussing work on solving
key challenges to the practical adoption of PIM.
1 INTRODUCTION
Main memory, built using Dynamic Random Access Memory
(DRAM), is a major component in nearly all computing systems,
including servers, cloud platforms, mobile/embedded devices, and
sensors. Across these systems, the data working set sizes of appli-
cations are rapidly growing, while the need for fast analysis of such
data is increasing. Thus,mainmemory is becoming an increasingly
significant bottleneck across a wide variety of computing systems
and applications [9, 38, 71, 75]. The bottleneck has worsened in re-
cent years, as it has become increasingly difficult to efficiently scale
memory capacity, energy, cost, and performance across technology
generations [41, 48, 49, 63, 64, 68, 69, 71, 72, 75], as evidenced by
the RowHammer problem [48, 72, 74] in recent DRAM chips.
A major reason for the main memory bottleneck is the high en-
ergy and latency associated with data movement. In today’s com-
puters, to perform any operation on data, the processor must re-
trieve the data from main memory. This requires the memory con-
troller to issue commands to a DRAM module across a relatively
slow and power-hungry off-chip bus (known as the memory chan-
nel). The DRAM module sends the requested data across the mem-
ory channel, after which the data is placed in the caches and regis-
ters. The CPU can perform computation on the data once the data
is in its registers. Data movement from the DRAM to the CPU in-
curs long latency and consumes significant energy [3, 4, 9, 29, 30].
These costs are often exacerbated by the fact that much of the data
brought into the caches is not reused by the CPU [82, 84], providing
little benefit in return for the high latency and energy cost.
The cost of data movement is a fundamental issue with the
processor-centric nature of contemporary computer systems. The
CPU is considered the master in the system, and computation is
performed only in the processor (and accelerators). In contrast,
data storage and communication units, including the main mem-
ory, are treated as unintelligent workers that are incapable of com-
putation. As a result of this processor-centric design paradigm,
data moves a lot in the system between the computation units
and communication/storage units so that computation can be done
on it. With the increasingly data-centric nature of contemporary
and emerging applications, the processor-centric design paradigm
leads to great inefficiency in performance, energy and cost: for ex-
ample, most of the real estate within a single compute node is
already dedicated to handling data movement and storage (e.g.,
large caches, memory controllers, interconnects, and main mem-
ory), and our recent work shows that 62% of the entire system en-
ergy of a mobile device is spent on data movement between the
processor and thememory hierarchy for widely-used mobile work-
loads [9].
The huge overhead of data movement in modern systems along
with technology advances that enable better integration of mem-
ory and logic have recently prompted the re-examination of an old
idea that we will generally call Processing in Memory (PIM). The
key idea is to place computation mechanisms in or near where the
data is stored (i.e., inside thememory chips, in the logic layer of 3D-
stacked DRAM, in the memory controllers, or inside large caches),
so that data movement between where the computation is done
and where the data is stored is reduced or eliminated, compared to
contemporary processor-centric systems.
The idea of PIM has been around for at least four decades [1, 16–
18, 24, 42–44, 52, 70, 78, 79, 85, 95, 96]. However, past efforts were
not widely adopted for various reasons, including 1) the difficulty
of integrating processing elements with DRAM, 2) the lack of criti-
cal memory-related scaling challenges that current technology and
applications face today, and 3) that the data movement bottleneck
was not as critical to system cost, energy and performance as it is
today.We believe it is crucial to re-examine PIM todaywith a fresh
perspective (i.e., with novel approaches and ideas), by exploiting
new memory technologies, with realistic workloads and systems,
and with a mindset to ease adoption and feasibility.
In this paper, we explore two new approaches to enabling PIM in
modern systems. The first approach onlyminimally changes mem-
ory chips to perform simple yet powerful common operations that
the chip is inherently efficient at performing [12, 13, 15, 22, 23,
60, 73, 87–93]. Such solutions take advantage of the existing mem-
ory design to perform bulk operations (i.e., operations on an entire
row of DRAM cells), such as bulk copy, data initialization, and bit-
wise operations [13, 88–91]. The second approach enables PIM in
a more general-purpose manner by taking advantage of emerging
3D-stacked memory technologies [3–5, 8–11, 14, 19–21, 26, 27, 31–
33, 45–47, 59, 65, 66, 76, 80, 81, 97, 102, 104]. 3D-stacked memory
chips have much greater internal bandwidth than is available ex-
ternally on thememory channel [58], and many such chip architec-
tures (e.g., Hybrid Memory Cube [34, 35], High-Bandwidth Mem-
ory [37, 58]) include a logic layer where designers can add some
processing logic (e.g., accelerators, simple cores, reconfigurable
logic) that can take advantage of this high internal bandwidth.
Regardless of the approach taken to PIM, there are key practical
adoption challenges that system architects and programmers must
address to enable the widespread adoption of PIM across the com-
puting landscape and in different domains of workloads. We also
briefly discuss these challenges in this paper, along with references
to some existing work that addresses these challenges.
2 MINIMALLY CHANGING MEMORY CHIPS
Minimal modifications in existing memory chips can enable sim-
ple yet powerful computation capability inside the chip. These
modifications take advantage of the existing interconnects in and
analog operational behavior of conventional memory chips, e.g.,
DRAM architectures, without the need for a logic layer and usu-
ally without the need for logic processing elements. As a result,
the overheads imposed on the memory chip are low. There are a
number of mechanisms that use this approach to take advantage
of the high internal bandwidth available within each memory cell
array [12, 13, 87–91, 93]. We briefly describe one such design, Am-
bit, which enables in-DRAM bulk bitwise operations [88, 90, 91],
by building on RowClone, which enables fast and energy-efficient
in-DRAM data movement [13, 89].
Ambit: In-DRAM Bulk Bitwise Operations. Many applica-
tions use bulk bitwise operations [51, 99] (i.e., bitwise operations
on large bit vectors), such as bitmap indices, bitwise scan accel-
eration [62] for databases, accelerated document filtering for web
search [25], DNA sequence alignment [6, 7, 47, 100], encryption
algorithms [28, 98], graph processing, and networking [99]. Ac-
celerating bulk bitwise operations can thus significantly boost the
performance and energy efficiency of a wide range of applications.
We have recently proposed a new Accelerator-in-Memory for
bulk Bitwise operations (Ambit) [88, 90, 91]. Unlike prior ap-
proaches, Ambit uses the analog operation of existing DRAM tech-
nology to perform bulk bitwise operations. Ambit has two com-
ponents. The first component, Ambit–AND–OR, implements a
new operation called triple-row activation, where the memory con-
troller simultaneously activates three rows. Triple-row activation
uses the charge sharing principles that govern the operation of
the DRAM array to perform a bitwise AND or OR on two rows of
data, by controlling the initial value on the third row. The second
component, Ambit–NOT, takes advantage of the two inverters that
are connected to each sense amplifier in a DRAM subarray, as the
voltage level of one of the inverters represents the negated logical
value of the cell. The Ambit design adds a special row to the DRAM
array to capture this negated value. One possible implementation
of the special row [91] is a row of dual-contact cells (a 2-transistor
1-capacitor cell [39, 67]), each connected to both inverters inside
a sense amplifier. Even in the presence of process variation (see
[91]), Ambit can reliably perform AND, OR, and NOT operations
completely using DRAM technology, making it functionally (i.e.,
Boolean logic) complete.
Ambit provides promising performance and energy improve-
ments. Averaged across seven commonly-used bulk bitwise oper-
ations (NOT, AND, OR, NAND, NOR, XOR, XNOR), Ambit with 8
DRAM banks improves bulk bitwise operation throughput by 44×
compared to an Intel Skylake processor [36], and 32× compared
to the NVIDIA GTX 745 GPU [77]. Compared to DDR3 DRAM,
Ambit reduces energy consumption by 35× on average. When in-
tegrated directly into the HMC 2.0 device, which has many more
banks, Ambit improves operation throughput by 9.7× compared
to processing in the logic layer of HMC 2.0. Our work evaluates
the end-to-end benefits of Ambit on real database queries using
Bitmap indices and the BitWeaving database [62], showing query
latency reductions of 2X to 12X, with larger benefits for larger data
set sizes.
A number of Ambit-like bitwise operation substrates have been
proposed in recent years, making use of emerging resistive mem-
ory technologies, e.g., phase-change memory (PCM) [55–57, 83,
101, 103], SRAM, or specialized DRAM. These substrates can per-
form bulk bitwise operations in a special DRAM array augmented
with computational circuitry [60] and in PCM [61]. Similar sub-
strates can perform simple arithmetic operations in SRAM [2, 40]
and arithmetic and logical operations in memristors [53, 54, 94].
Resistive memory technologies are amenable to in-place updates,
and can thus incorporate Ambit-like operationswith even less data
movement than DRAM. Thus, we believe it is extremely important
to continue exploring low-cost Ambit-like substrates, as well as
more sophisticated computational substrates, for all types of mem-
ory technologies, old and new.
3 PIM USING 3D-STACKED MEMORY
Several works propose to place some form of processing logic (typ-
ically accelerators, simple cores, or reconfigurable logic) inside
the logic layer of 3D-stacked memory [58]. This PIM processing
logic, which we also refer to as PIM cores, can execute portions
of applications (from individual instructions to functions) or en-
tire threads and applications, depending on the design of the archi-
tecture. The PIM cores connect to the memory stacks that are on
top of them using vertical through-silicon vias [58], which provide
high-bandwidth and low-latency access to data. In this section, we
discuss examples of how systems can make use of relatively sim-
ple PIM cores to avoid data movement and thus obtain significant
performance and energy improvements for a variety of application
domains.
Tesseract: Graph Processing. A popular modern application
is large-scale graph processing/analytics. Graph processing has
broad applicability and use inmany domains, from social networks
to machine learning, from data analytics to bioinformatics. Graph
analysis workloads put large pressure on memory bandwidth due
to 1) frequent random memory accesses across large memory re-
gions (leading to limited cache efficiency and unnecessary data
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transfer on the memory bus) and 2) small amount of computa-
tion per data item fetched from memory (leading to limited abil-
ity to hide long memory latencies and exercising the memory en-
ergy bottleneck). These two characteristics make it very challeng-
ing to scale up such workloads despite their inherent parallelism,
especially with conventional architectures based on large on-chip
caches and relatively scarce off-chip memory bandwidth for ran-
dom access.
To overcome the limitations of conventional architectures, we
design Tesseract, a programmable PIM accelerator for large-scale
graph processing [3]. Tesseract consists of 1) simple in-order PIM
cores that exploit the high memory bandwidth available in the
logic layer of 3D-stacked memory, where each core manipulates
data only on the memory partition it is assigned to control, 2) an
efficient communication interface that allows a PIM core to re-
quest computation on data elements that reside in the memory
partition controlled by another core, and 3) a message-passing
based programming interface, similar to how modern distributed
systems are programmed, which enables remote function calls on
data that resides in each memory partition. Tesseract moves func-
tions to data rather than moving data elements across different
memory partitions and cores. Our comprehensive evaluations us-
ing five state-of-the-art graph processing workloads with large
graphs show that Tesseract improves average system performance
by 13.8× and reduces average system energy by 87% over a state-
of-the-art conventional system.
ConsumerWorkloads.Apopular domain of computing is con-
sumer devices, including smartphones, tablets, web-based comput-
ers (e.g., Chromebooks), and wearable devices. In such devices, en-
ergy efficiency is a first-class concern due to the limited battery ca-
pacity and the stringent thermal power budget. We find that data
movement is a major contributor to energy (and execution time)
in modern consumer devices: across four popular workloads (de-
scribed next), 62.7% of the total system energy, on average, is spent
on data movement across the memory hierarchy [9].
We comprehensively analyze the energy and performance im-
pact of data movement for several widely-used Google consumer
workloads [9]: 1) the Chrome web browser, 2) TensorFlow Mobile
(Google’s machine learning framework), 3) the VP9 video playback
engine, and 4) the VP9 video capture engine. We find that offload-
ing key functions (called target functions) of these workloads to
PIM logic greatly reduces data movement. However, consumer de-
vices are extremely stringent in terms of the extra area and energy
they can accommodate. As a result, it is important to identify what
kind of PIM logic can both 1) maximize energy efficiency and 2) be
implemented at minimum possible area and energy costs.
We find that many of the target functions for PIM in con-
sumer workloads are comprised of simple operations (e.g., mem-
copy/memset, basic arithmetic and bitwise operations), and can be
implemented easily in the logic layer using either 1) a small low-
power general-purpose core or 2) small fixed-function accelerators.
Our analysis shows that the area of a PIM core and a PIM acceler-
ator take up no more than 9.4% and 35.4%, respectively, of the area
available for PIM logic in anHMC-like [35] 3D-stackedmemory ar-
chitecture. Both the PIM core and PIM accelerator eliminate a large
amount of data movement, and thereby significantly reduce total
system energy (by an average of 55.4% across all the workloads)
and execution time (by an average of 54.2%).
4 ENABLING PIM ADOPTION
Pushing computation from the CPU into memory introduces new
challenges for system architects and programmers to overcome.
Many of these challenges must be addressed for PIM to be adopted
in a wide variety of systems of workloads, without placing a heavy
burden on most programmers [22, 73] These challenges include
1) how to easily program PIM systems (with good programming
model, library, compiler and tools support) [4, 32]; 2) how to de-
sign runtime systems and system software that can take advan-
tage of PIM (e.g., runtime scheduling of code on PIM logic, data
mapping) [4, 9, 32, 80]; 3) how to efficiently enable coherence be-
tween PIM logic and CPU/accelerator cores that operate on shared
data [4, 10, 11]; 4) how to efficiently enable virtual memory support
on the PIM logic [33]; 5) how to design high-performance data
structures for PIM whose performance is better than concurrent
data structures on multi-core machines [65]; 6) how to accurately
assess the benefits and shortcomings of PIM using realistic work-
load suites, rigorous analysis methodologies, and accurate and flex-
ible simulation infrastructures [50, 86].
We believe these challenges provide exciting cross-layer re-
search opportunities. Fundamentally solving the data movement
problem requires a paradigm shift to a data-centric computing sys-
tem design, where computation happens in or near memory, with
minimal data movement. We argue that research enabled towards
such a paradigm shift would be very useful for both PIM as well as
other potential ideas that can reduce data movement.
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